Login / Signup
An 11.75-Gb/s combined decision feedback equalizer and clock data recovery circuit in 0.18-μm CMOS.
Lijun Li
Michael M. Green
Published in:
ESSCIRC (2007)
Keyphrases
</>
high speed
high quality
computer simulation
image coding