Login / Signup
An Implementation of a Matrix Cache to Speed up the Conventional Transient Simulation of Piecewise Linear Circuits.
Ekachai Leelarasmee
Methee Hwangkhunnatham
Published in:
J. Circuits Syst. Comput. (1997)
Keyphrases
</>
piecewise linear
dynamic programming
steady state
circuit design
regression algorithm
finite sets
query processing
chaotic map
learning algorithm
face recognition
high speed
hyperplane
prefetching
principal curves
high level synthesis