Login / Signup
FPGA acceleration of the tate pairing in characteristic 2.
Robert Ronan
Colm O'hEigeartaigh
Colin C. Murphy
Michael Scott
Tim Kerins
Published in:
FPT (2006)
Keyphrases
</>
hardware implementation
field programmable gate array
fpga implementation
hardware architecture
real time
verilog hdl
data mining
high speed
low power
digital signal
dedicated hardware
real time image processing
embedded systems
data structure
search engine
machine learning
real world
data sets