Login / Signup
Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes.
Parthasarathy M. B. Rao
Mojtaba Ebrahimi
Razi Seyyedi
Mehdi Baradaran Tahoori
Published in:
DAC (2014)
Keyphrases
</>
error correcting codes
random access memory
low cost
power consumption
error correction
data transmission
logical operations
reed solomon codes