Login / Signup
A reconfigurable and compact subpipelined architecture for AES encryption and decryption.
Ke Li
Hua Li
Graeme Mund
Published in:
EURASIP J. Adv. Signal Process. (2023)
Keyphrases
</>
management system
real time
hardware implementation
systolic array
low cost
general purpose
reconfigurable architecture
software architecture
reconfigurable hardware
heterogeneous computing
database
neural network
website
architectural design
parallel architecture