Login / Signup
Design and verification of analog CMOS circuits using the gm/ID-method with age-dependent degradation effects.
Theodor Hillebrand
Timur Schafer
Nico Hellwege
Marco Erstling
Dagmar Peters-Drolshagen
Steffen Paul
Published in:
PATMOS (2016)
Keyphrases
</>
circuit design
pairwise
significant improvement
dynamic programming
high accuracy
preprocessing
cost function
prediction model
analog vlsi
clustering method
power dissipation
case study
image quality
segmentation method
verification method