Login / Signup
Reducing pin and area overhead in fault-tolerant FPGA-based designs.
Fernanda Lima
Luigi Carro
Ricardo Augusto da Luz Reis
Published in:
FPGA (2003)
Keyphrases
</>
fault tolerant
fault tolerance
distributed systems
load balancing
high availability
state machine
data structure
application specific
databases
expert systems
fine grained
hardware implementation
interconnection networks