• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Local Bit-Line SRAM Architecture With Data-Aware Power-Gating Write Assist.

Tae Woo OhJuhyun ParkTae Hyun KimKeonhee ChoSeong-Ook Jung
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2023)
Keyphrases