Login / Signup

A 0.9-V Calibration-Free 97dB-SFDR 2-MS/s Continuous Time Incremental Delta-Sigma ADC Utilizing Variable Bit Width Quantizer in 28nm CMOS.

Mohamed A. MokhtarAhmed AbdelaalMarkus SporerJoachim BeckerJohn G. KauffmanMaurits Ortmanns
Published in: CICC (2021)
Keyphrases
  • analog to digital converter
  • delta sigma
  • image sensor
  • low power
  • cmos image sensor
  • cmos technology
  • high speed
  • mixed signal
  • high quality
  • feature extraction
  • image compression
  • multi channel