Login / Signup

Performance-constrained pipelining of software loops onto reconfigurable hardware.

Greg Snider
Published in: FPGA (2002)
Keyphrases