Login / Signup
Faster Carry Bit Computation for Adder Circuits with Prescribed Arrival Times.
Ulrich Brenner
Anna Hermann
Published in:
ACM Trans. Algorithms (2019)
Keyphrases
</>
arrival times
logic circuits
single server
random access memory
shift register
equally spaced
high speed
query processing
low power