Login / Signup

Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders.

Chao ChengKeshab K. Parhi
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2008)
Keyphrases