Sign in

Race logic synthesis for a multithreaded HDL/ESL simulator for SoC designs.

Terence Chan
Published in: APCCAS (2010)
Keyphrases