Login / Signup
Race logic synthesis for a multithreaded HDL/ESL simulator for SoC designs.
Terence Chan
Published in:
APCCAS (2010)
Keyphrases
</>
logic synthesis
multi valued
language learning
heuristic search
logic circuits
quantum computing
low power
design methodology
computer assisted language learning
application specific integrated circuits
high speed
inductive learning
search algorithm
embedded systems