Border Handling for 2D Transpose Filter Structures on an FPGA.

Donald G. Bailey Anoop Suraj Ambikumar

Published in: J. Imaging (2018)

Keyphrases

real time
bayesian networks
image processing
signal processing
noise reduction
hardware implementation
database
low cost
fpga implementation