Login / Signup

Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability.

Xiaoyao LiangRamon CanalGu-Yeon WeiDavid M. Brooks
Published in: IEEE Micro (2008)
Keyphrases