Static consistency checking for verilog wire interconnects: using dependent types to check the sanity of verilog descriptions.