Dual-mode floating-point adder architectures.

Published in: J. Syst. Archit. (2008)

Keyphrases

floating point
fixed point
square root
instruction set
interval arithmetic
floating point arithmetic
primal dual
image segmentation
reinforcement learning
pairwise
search space