Login / Signup
Design and Optimization of Single Electron Transistor Based 4-Bit Arithmetic and Logic Unit at Room Temperature Operation.
Rathin Joshi
Rutu Parekh
Yash Agrawal
Published in:
iNIS (2017)
Keyphrases
</>
room temperature
optimal design
logical operations
micron cmos
optimization algorithm
multi valued
three dimensional
multi objective
optimization problems
np complete
design process
constraint satisfaction
logic circuits