Login / Signup
A reconfigurable fault-tolerant routing algorithm to optimize the network-on-chip performance and latency in presence of intermittent and permanent faults.
Reyhaneh Jabbarvand Behrouz
Mehdi Modarressi
Hamid Sarbazi-Azad
Published in:
ICCD (2011)
Keyphrases
</>
fault tolerant
network on chip
interconnection networks
routing algorithm
fault tolerance
distributed systems
load balancing
ad hoc networks
wireless sensor networks
shortest path
data transfer
low latency
response time
multipath
metadata
multistage