Sign in

Power-aware pipelined multiplier design based on 2-dimensional pipeline gating.

Jia DiJiann-Shiun Yuan
Published in: ACM Great Lakes Symposium on VLSI (2003)
Keyphrases