A pipelined processor suitable for a bus-based parallel architecture.

Behnam S. Arad Hung-Ru Shih

Published in: CATA (2001)

Keyphrases

parallel architecture
parallel processing
hardware implementation
systolic array
shared memory
parallel implementation
high level synthesis
distributed memory
high speed
processing elements
synthetic aperture sonar
image processing
multi agent
cooperative
post processing