Sign in
Design of TETRA Release 2 turbo decoder with low-complexity hardware interleaver.
Ji-Hoon Kim
Published in:
ISOCC (2011)
Keyphrases
</>
low complexity
vlsi architecture
distributed video coding
turbo codes
motion estimation
video coding scheme
video encoding
real time
multiple description coding
vlsi implementation
computational complexity
bit plane
lower complexity
video encoder