Sign in
Sa based power efficient FPGA LUT mapping.
Richard J. B. Dobson
Kathleen Steinhöfel
Published in:
GECCO (Companion) (2013)
Keyphrases
</>
simulated annealing
real time
lightweight
signal processing
power consumption
digital images
high speed
computationally expensive
hardware implementation