• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Power-Performance Implications of Thread-level Parallelism on Chip Multiprocessors.

Jian LiJosé F. Martínez
Published in: ISPASS (2005)
Keyphrases