Login / Signup
Power-Performance Implications of Thread-level Parallelism on Chip Multiprocessors.
Jian Li
José F. Martínez
Published in:
ISPASS (2005)
Keyphrases
</>
level parallelism
multithreading
multi core processors
instruction set
ibm power processor
power consumption
memory bandwidth
parallel implementation
parallel processing
computational power
computer science
evolutionary algorithm
evolutionary computation
parallel computing
computer architecture