Layout-level design for testability rules for a CMOS cell library.

M. Rullán F. C. Blom Joan Oliver Carles Ferrer

Published in: EURO-DAC (1993)

Keyphrases

circuit design
knowledge based systems
design process
engineering design
association rules
low cost
higher level
building blocks
software architecture
classification rules
single chip