Efficient BIKE Hardware Design with Constant-Time Decoder.

Andrew H. Reinders Rafael Misoczki Santosh Ghosh Manoj R. Sastry

Published in: IACR Cryptol. ePrint Arch. (2020)

Keyphrases

hardware design
hardware implementation
parallel architectures
real time
efficient implementation