Hardware acceleration of complex HEP algorithms with HLS and FPGAs: Methodology and preliminary implementation.
Andrzej WojenskiH. ZbroszczykM. KruszewskiP. SzymanskiE. WawrzynD. WielanekW. ZabolotnyD. PawlowskaT. GniazdowskiPublished in: Comput. Phys. Commun. (2024)
Keyphrases
- low cost
- efficient implementation
- computationally efficient
- dedicated hardware
- hardware implementation
- computationally intensive
- orders of magnitude
- reconfigurable hardware
- step wise
- digital signal processing
- parallel architectures
- embedded systems
- computationally expensive
- computational complexity
- data structure
- learning algorithm
- data sets
- computer systems
- parallel processing
- optimization problems
- computational cost
- association rules
- graphics processing units
- real world
- real time