Login / Signup

A scalable pipelined architecture for fast buffer SRAMs.

C. J. NicolAlex G. Dickinson
Published in: IEEE J. Solid State Circuits (1996)
Keyphrases
  • pipelined architecture
  • hardware implementation
  • field programmable gate array
  • real time
  • machine learning
  • markov random field
  • memory efficient