Analysis of Dynamic Memory Bandwidth Regulation in Multi-core Real-Time Systems.