Login / Signup
SafeDRP: Yet Another Way Toward Power-Equalized Designs in FPGA.
Maik Ender
Alexander Wild
Amir Moradi
Published in:
COSADE (2017)
Keyphrases
</>
power consumption
high speed
power reduction
hardware implementation
signal processing
field programmable gate array
real time image processing
case study
data acquisition
database
real time
neural network
computer vision
multiscale
design space
hardware design