Login / Signup
Hardware implementation of Log-MAP turbo decoder for W-CDMA Node B with CRC-aided early stopping.
Chunlong Bai
Jun Jiang
Ping Zhang
Published in:
VTC Spring (2002)
Keyphrases
</>
hardware implementation
early stopping
fpga implementation
efficient implementation
signal processing
turbo codes
support vector machine
maximum a posteriori
data mining
image processing algorithms
computer vision
image processing
field programmable gate array
fpga device