Login / Signup

Integrated VLSI layout compaction and wire balancing on a shared memory multiprocessor: evaluation of a parallel algorithm.

Prasad R. ChalasaniKrishnaiyan ThulasiramanM. A. Corneau
Published in: ISPAN (1994)
Keyphrases