Login / Signup

A VLSI architecture for a universal high-speed multirate FIR digital filter with selectable power-of-two decimation/interpolation ratios.

Henry SamueliThu-ji Lin
Published in: ICASSP (1991)
Keyphrases