Process Variation Aware Timing Optimization through Transistor Sizing in Dynamic CMOS Logic.

Kumar Yelamarthi Chien-In Henry Chen

Published in: ISQED (2008)

Keyphrases

high speed
low power
data sets
dynamic environments
optimization algorithm
optimization process
constrained optimization
logic programming
model checking
power consumption
global optimization