Login / Signup

PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC.

K. RahimunnisaP. KarthigaikumarN. Anitha ChristyS. Suresh KumarJ. Jayakumar
Published in: Central Eur. J. Comput. Sci. (2013)
Keyphrases