Login / Signup

High speed counterflow-clocked pipelining illustrated on the design of HDTV subband vector quantizer chips.

Jae-Tack YooGanesh GopalakrishnanKent F. SmithV. John Mathews
Published in: ARVLSI (1995)
Keyphrases