Login / Signup

A high-throughput and low-latency interconnection network for multi-core Clusters with 3-D stacked L2 tightly-coupled data memory.

Kyungsu KangLuca BeniniGiovanni De Micheli
Published in: VLSI-SoC (2012)
Keyphrases