Login / Signup
A parallel CAVLC design for 4096×2160p encoder.
Huibo Zhong
Yibo Fan
Xiaoyang Zeng
Published in:
ISCAS (2012)
Keyphrases
</>
computer aided
case study
building blocks
computer architecture
video sequences
image quality
design process
rate distortion
engineering design
parallel implementation
design tools