A 16-bit carry skip adder designed by reversible logic.

Yu Pang Junchao Wang Shaoquan Wang

Published in: BMEI (2012)

Keyphrases

cellular automata
random access memory
databases
markov chain
logical framework
logic circuits
logical operations
data sets
information retrieval
decision trees
multi valued
predicate logic
bit parallel