Optimal placement of IEEE 1149.1 test port and boundary scan resources for wafer scale integration.

David L. Landis Padmaraj Singh

Published in: ITC (1990)

Keyphrases

optimal placement
ieee bus
optimal location
scale space
power system
uniform access
integrated circuit
neural network
genetic algorithm
resource allocation
massively parallel