Login / Signup

Design of a 0.9 V 2.45 GHz Self-Testable and Reliability-Enhanced CMOS LNA.

Mikaël CiminoHervé LapuyadeYann DevalThierry TarisJean-Baptiste Begueret
Published in: IEEE J. Solid State Circuits (2008)
Keyphrases
  • high speed
  • case study
  • low cost
  • expert systems
  • building blocks
  • circuit design
  • design process
  • power consumption
  • engineering design
  • single chip
  • neural network
  • image processing
  • power system
  • software architecture