Login / Signup
FPGA implementation of highly parallelized decoder logic for network coding (abstract only).
Sunwoo Kim
Won Woo Ro
Published in:
FPGA (2010)
Keyphrases
</>
fpga implementation
network coding
hardware implementation
wireless networks
routing algorithm
network bandwidth
field programmable gate array
multiple description coding
transfer function
image processing algorithms
network layer
image transmission
multiscale
video streaming