Login / Signup

FPGA implementation of highly parallelized decoder logic for network coding (abstract only).

Sunwoo KimWon Woo Ro
Published in: FPGA (2010)
Keyphrases