Login / Signup
Single bit line accessed high-performance ultra-low voltage operating 7T static random access memory cell with improved read stability.
Bhawna Rawat
Poornima Mittal
Published in:
Int. J. Circuit Theory Appl. (2021)
Keyphrases
</>
random access memory
low voltage
embedded dram
design considerations
high speed
cmos technology
power management
response time