Login / Signup
A 20-MS/s to 40-MS/s Reconfigurable Pipeline ADC Implemented With Parallel OTA Scaling.
Kailash Chandrashekar
Marco Corsi
John W. Fattaruso
Bertan Bakkaloglu
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2010)
Keyphrases
</>
pac man
real time
parallel processing
data sets
general purpose
neural network
video sequences
low cost
high speed
information systems
hardware implementation
parallel implementation
parallel computing
massively parallel
parallel computation
fine grain
multiple sclerosis
mass spectra