Login / Signup
Hybrid network-on-chip architectures for accelerating deep learning kernels on heterogeneous manycore platforms.
Wonje Choi
Karthi Duraisamy
Ryan Gary Kim
Janardhan Rao Doppa
Partha Pratim Pande
Radu Marculescu
Diana Marculescu
Published in:
CASES (2016)
Keyphrases
</>
deep learning
network on chip
parallel architectures
machine learning
unsupervised learning
unsupervised feature learning
routing algorithm
weakly supervised
feature space
network simulator
interconnection networks
object recognition
general purpose
parallel processing
mental models
multi processor