Login / Signup
FPGA implementation of 64 bit Secure Force algorithm using full loop-unroll architecture.
Shujaat Khan
Muhammad Sohail Ibrahim
Haseeb Amjad
Kafeel Ahmed Khan
Mansoor Ebrahim
Published in:
ICCSCE (2015)
Keyphrases
</>
fpga implementation
hardware implementation
learning algorithm
detection algorithm
computational complexity
optimal solution
np hard
dynamic programming
probabilistic model
real time
computer vision
k means
energy function
advanced encryption standard
expectation maximization
general purpose
neural network