Login / Signup
Intra mode power saving methodology for CGRA-based reconfigurable processor architectures.
Narasinga Rao Miniskar
Rahul R. Patil
Raj Narayana Gadde
Young-chul Rams Cho
Sukjin Kim
Shi Hwa Lee
Published in:
ISCAS (2016)
Keyphrases
</>
power saving
power reduction
power consumption
multi threaded
multi core processors
functional units
wireless communication
energy saving
scheduling algorithm
energy efficiency
parallel processing
low power
real time
computer vision
computer architecture
low cost
response time