Login / Signup
A multiple floating point coprocessor architecture.
Lawrence Rauchwerger
P. Michael Farmwald
Published in:
MICRO (1990)
Keyphrases
</>
floating point
instruction set
floating point arithmetic
square root
fixed point
dedicated hardware
three dimensional
level parallelism