Latency Reduction in VLSI Routers.

Chris R. Jesshope

Published in: Parallel Process. Lett. (1993)

Keyphrases

high speed
end to end
load balancing
low latency
vlsi design
vlsi circuits
neural network
signal processing
reduction method
resource utilization
load balance
machine learning
pattern recognition
response time