Login / Signup
Poster: P4-DPLL: Accelerating SAT Solving Using Switching ASICs.
Jinghui Jiang
Zhenpei Huang
Qiao Xiang
Lu Tang
Jiwu Shu
Published in:
SIGCOMM (2023)
Keyphrases
</>
sat solving
sat solvers
boolean satisfiability
sat problem
clause learning
boolean optimization
max sat
orders of magnitude
search space
propositional satisfiability
genetic algorithm
constraint satisfaction
sat encodings